## RENESAS

## HA16114P/PJ/FP/FPJ, HA16120FP/FPJ Switching Regulator for Chopper Type DC/DC Converter

REJ03F0055-0200Z
(Previous: ADE-204-020A)
Rev.2.0
Sep.18.2003

## Description

The HA16114P/FP/FPJ and HA16120FP/FPJ are single-channel PWM switching regulator controller ICs suitable for chopper-type DC/DC converters. Integrated totem-pole output circuits enable these ICs to drive the gate of a power MOSFET directly. The output logic of the HA16120 is designed to control a DC/DC step-up (boost) converter using an N-channel power MOS FET. The output logic of the HA16114 is designed to control a DC/DC step-down (buck) converter or inverting converter using a P-channel power MOS FET.

These ICs can operate synchronously with external pulse, a feature that makes them ideal for power supplies that use a primary-control $\mathrm{AC} / \mathrm{DC}$ converter to convert commercial AC power to DC , then use one or more DC/DC converters on the secondary side to obtain multiple DC outputs. Synchronization is with the falling edge of the 'sync' pulse, which can be the secondary output pulse from a flyback transformer. Synchronization eliminates the beat interference that can arise from different operating frequencies of the $\mathrm{AC} / \mathrm{DC}$ and DC/DC converters, and reduces harmonic noise. Synchronization with an AC/DC converter using a forward transformer is also possible, by inverting the 'sync' pulse.

Overcurrent protection features include a pulse-by-pulse current limiter that can reduce the width of individual PWM pulses, and an intermittent operating mode controlled by an on-off timer. Unlike the conventional latched shutdown function, the intermittent operating function turns the IC on and off at controlled intervals when pulse-by-pulse current limiting continues for a programmable time. This results in sharp vertical settling characteristics. Output recovers automatically when the overcurrent condition subsides.

Using these ICs, a compact, highly efficient DC/DC converter can be designed easily, with a reduced number of external components.

## Functions

- 2.5 V voltage reference
- Sawtooth oscillator (Triangle wave)
- Overcurrent detection
- External synchronous input
- Totem-pole output
- Undervoltage lockout (UVL)
- Error amplifier
- Vref overvoltage protection (OVP)


## Features

- Wide supply voltage range: 3.9 V to $40 \mathrm{~V}^{*}$
- Maximum operating frequency: 600 kHz
- Able to drive a power MOS FET ( $\pm 1$ A maximum peak current) by the built-in totem-pole gate predriver circuit
- Can operate in synchronization with an external pulse signal, or with another controller IC
- Pulse-by-pulse overcurrent limiting (OCL)
- Intermittent operation under continuous overcurrent
- Low quiescent current drain when shut off by grounding the ON/OFF pin

HA16114: $\mathrm{I}_{\text {off }}=10 \mu \mathrm{~A}(\max )$
HA16120: $\mathrm{I}_{\text {off }}=150 \mu \mathrm{~A}(\max )$

- Externally trimmable reference voltage (Vref): $\pm 0.2 \mathrm{~V}$
- Externally adjustable undervoltage lockout points (with respect to $\mathrm{V}_{\text {IN }}$ )
- Stable oscillator frequency
- Soft start and quick shut function

Note: The reference voltage 2.5 V is under the condition of $\mathrm{V}_{\text {IN }} \geq 4.5 \mathrm{~V}$.

## Ordering Information

Hitachi Control ICs for Chopper-Type DC/DC Converters

| Channels | Product <br> Number | Channel No. | Control Functions |  |  | Output Circuits | Overcurrent <br> Protection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Step-Up | Step-Down | Inverting |  |  |
| Dual | HA17451 | Ch 1 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | Open collector | SCP with timer (latch) |
|  |  | Ch 2 | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |  |  |
| Single | HA16114 | - | - | $\bigcirc$ | $\bigcirc$ | Totem pole power MOS FET driver | Pulse-by-pulse current limiter and intermittent operation by on/off timer |
|  | HA16120 | - | $\bigcirc$ | - | - |  |  |
| Dual | HA16116 | Ch 1 | - | $\bigcirc$ | $\bigcirc$ |  |  |
|  |  | Ch 2 | - | $\bigcirc$ | - |  |  |
|  | HA16121 | Ch 1 | - | $\bigcirc$ | $\bigcirc$ |  |  |
|  |  | Ch 2 | $\bigcirc$ | - | - |  |  |

## Pin Arrangement



Note: 1. Pin 1 (GND) and Pin 8 (P.GND) must be connected each other with external wire.

## Pin Description

| Pin No. | Symbol | Function |
| :--- | :--- | :--- |
| 1 | GND | Signal ground |
| 2 | SYNC | External sync signal input (synchronized with falling edge) |
| 3 | $R_{T}$ | Oscillator timing resistor connection (bias current control) |
| 4 | $\mathrm{C}_{\mathrm{T}}$ | Oscillator timing capacitor connection (sawtooth voltage output) |
| 5 | IN(-) | Inverting input to error amplifier |
| 6 | E/O | Error amplifier output |
| 7 | IN(+) | Non-inverting input to error amplifier |
| 8 | P.GND | Power ground |
| 9 | OUT | Output (pulse output to gate of power MOS FET) |
| 10 | $\mathrm{~V}_{\text {IN }}$ | Power supply input |
| 11 | CL(-) | Inverting input to current limiter |
| 12 | TM | Timer setting for intermittent shutdown when overcurrent is detected <br> (sinks timer transistor current) <br> 13 |
| 14 | ON/OFF | IC on/off control (off below approximately 0.7 V) |
| 15 | DB | Dead-band duty cycle control input |
| 16 | ADJ | Reference voltage (Vref) adjustment input |

Block Diagram


## Timing Waveforms

Generation of PWM pulse output from sawtooth wave (during steady-state operation)


## Guide to the Functional Description

The description covers the topics indicated below.


Note: 1. P.GND is a high-current ( $\pm 1 \mathrm{~A}$ maximum peak) ground pin connected to the totem-pole output circuit. GND is a low-current ground pin connected to the Vref voltage reference. Both pins must be grounded.

## 1. Sawtooth Oscillator (Triangle Wave)

### 1.1 Operation and Frequency Control

The sawtooth wave is a voltage waveform from which the PWM pulses are created (See figure 1). The sawtooth oscillator operates as follows. A constant current $I_{\mathrm{O}}$ determined by an external timing resistor $\mathrm{R}_{\mathrm{T}}$ is fed continuously to an external timing capacitor $\mathrm{C}_{\mathrm{T}}$. When the $\mathrm{C}_{\mathrm{T}}$ pin voltage exceeds a comparator threshold voltage $\mathrm{V}_{\mathrm{TH}}$, the comparator output opens a switching transistor, allowing a $3 \mathrm{I}_{\mathrm{O}}$ discharge current to flow from $\mathrm{C}_{\mathrm{T}}$. When the $\mathrm{C}_{\mathrm{T}}$ pin voltage drops below a threshold voltage $\mathrm{V}_{\mathrm{TL}}$, the comparator output closes the switching transistor, stopping the $3 \mathrm{I}_{\mathrm{O}}$ discharge. Repetition of these operations generates a sawtooth wave.

The value of $\mathrm{I}_{\mathrm{O}}$ is $1.1 \mathrm{~V} / \mathrm{R}_{\mathrm{T}} \Omega$. The $\mathrm{I}_{\mathrm{O}}$ current mirror has a limited current capacity, so $\mathrm{R}_{\mathrm{T}}$ should be at least $5 \mathrm{k} \Omega\left(\mathrm{I}_{\mathrm{o}} \leq 220 \mu \mathrm{~A}\right)$.

Internal resistances $R_{A}, R_{B}$, and $R_{C}$ set the peak and valley voltages $V_{T H}$ and $V_{T L}$ of the sawtooth waveform at approximately 1.6 V and 1.0 V .

The oscillator frequency $\mathrm{f}_{\text {osc }}$ can be calculated as follows.

$$
\begin{aligned}
& f_{\mathrm{OSC}}=\frac{1}{t_{1}+t_{2}+t_{3}} \\
\text { Here, } \quad t_{1} & =\frac{C_{T} \times\left(V_{H}-V_{L}\right)}{1.1 V^{2} / R_{T}} \\
t_{2} & =\frac{C_{T} \times\left(V_{H}-V_{L}\right)}{3 \times 1.1 V / R_{T}} \\
t_{3} & \approx 0.8 \mu \mathrm{~s} \text { (comparator delay time) }
\end{aligned}
$$

$$
\text { Since } V_{H}-V_{L}=0.6 V
$$

$$
\begin{equation*}
\mathrm{f}_{\mathrm{OSC}} \approx \frac{1}{0.73 \times \mathrm{C}_{\mathrm{T}} \times \mathrm{R}_{\mathrm{T}}+0.8(\mu \mathrm{~s})} \tag{Hz}
\end{equation*}
$$

At high frequencies the comparator delay causes the sawtooth wave to overshoot the 1.6 V threshold and undershoot the 1.0 V threshold, and changes the dead-band thresholds accordingly. Select constants by testing under implementation conditions.


Figure 1.1 Equivalent Circuit of Oscillator

### 1.2 External Synchronization

These ICs have a sync input pin so that they can be synchronized to a primary-control AC/DC converter. Pulses from the secondary winding of the switching transformer should be dropped through a resistor voltage divider to the sync input pin. Synchronization takes place at the falling edge, which is optimal for multiple-output power supplies that synchronize with a flyback AC/DC converter.

The sync input pin (SYNC) is connected internally through a synchronizing circuit to the sawtooth oscillator to synchronize the sawtooth waveform (see figure 1.2).

- Synchronization is with the falling edge of the external sync signal.
- The frequency of the external sync signal must be in the range $\mathrm{f}_{\mathrm{OSC}}<\mathrm{f}_{\mathrm{SYNC}}<\mathrm{f}_{\mathrm{OSC}} \times 2$.
- The duty cycle of the external sync signal must be in the range $5 \%<\mathrm{t}_{1} / \mathrm{t}_{2}<50 \%\left(\mathrm{t}_{1}=300 \mathrm{~ns} \mathrm{Min}\right)$.
- With external synchronization, $\mathrm{V}_{\mathrm{TH}}{ }^{\prime}$ can be calculated as follows.

$$
\mathrm{V}_{\mathrm{TH}}{ }^{\prime}=\left(\mathrm{V}_{\mathrm{TH}}-\mathrm{V}_{\mathrm{TL}}\right) \times \frac{\mathrm{f}_{\mathrm{OSC}}}{f_{\mathrm{SYNC}}}+\mathrm{V}_{\mathrm{TL}}
$$

Note: When not using external synchronization, connect the SYNC pin to the Vref pin.


Figure 1.2 External Synchronization
2. DC/DC Output Voltage Setting and Error Amplifier Usage

### 2.1 DC/DC Output Voltage Setting

1. Positive Output Voltage $\left(\mathrm{V}_{\mathrm{o}}>\right.$ Vref $)$


Figure 2.1 Output Voltage Setting (1)
2. Negative Output Voltage $\left(\mathrm{V}_{\mathrm{o}}<0 \mathrm{~V}\right)$


Figure 2.2 Output Voltage Setting (2)

### 2.2 Error Amplifier Usage

Figure 2.3 shows an equivalent circuit of the error amplifier. The error amplifier in these ICs is a simple NPN-transistor differential amplifier with a constant-current-driven output circuit.

The amplifier combines a wide bandwidth ( $\mathrm{f}_{\mathrm{T}}=4 \mathrm{MHz}$ ) with a low open-loop gain ( 50 dB Typ), allowing stable feedback to be applied when the power supply is designed. Phase compensation is also easy.


Figure 2.3 Error Amplifier Equivalent Circuit

## 3. Dead-Band Duty Cycle and Soft-Start Settings

### 3.1 Dead-Band Duty Cycle Setting

The dead-band duty cycle (the maximum duty cycle of the PWM pulse output) can be programmed by the voltage $V_{D B}$ at the $D B$ pin. A convenient way to obtain $V_{D B}$ is to divide the IC's Vref output by two external resistors. The dead-band duty cycle ( DB ) and $\mathrm{V}_{\mathrm{DB}}$ can be calculated as follows.

$$
\begin{aligned}
& \mathrm{DB}=\frac{\mathrm{V}_{\mathrm{TH}}-\mathrm{V}_{\mathrm{DB}}}{\mathrm{~V}_{\mathrm{TH}}-\mathrm{V}_{\mathrm{TL}}} \times 100(\%) \cdots . \begin{array}{l}
\text { This applies when } \mathrm{V}_{\mathrm{DB}}>\mathrm{V}_{\mathrm{TL}} . \\
\text { If } \mathrm{V}_{\mathrm{DB}}<\mathrm{V}_{\mathrm{TL}}, \text { there is no } \mathrm{PWM} \text { output. }
\end{array} \\
& \mathrm{V}_{\mathrm{DB}}=\mathrm{Vref} \times \frac{\mathrm{R}_{2}}{\mathrm{R}_{1}+\mathrm{R}_{2}}
\end{aligned}
$$

Note: $V_{D B}$ is the voltage at the $D B$ pin.
$\mathrm{V}_{\text {тн }}: 1.6 \mathrm{~V}$ (Typ)
$\mathrm{V}_{\mathrm{TL}}: 1.0 \mathrm{~V}$ (Typ)
Vref is typically 2.5 V . Select $\mathrm{R}_{1}$ and $\mathrm{R}_{2}$ so that $1.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DB}} \leq 1.6 \mathrm{~V}$.


Figure 3.1 Dead-Band Duty Cycle Setting

### 3.2 Soft-Start Setting

Soft-start avoids overshoot at power-up by widening the PWM output pulses gradually, so that the converted DC output rises slowly. Soft-start is programmed by connecting a capacitor between the DB pin and ground. The soft-start time is determined by the time constant of this capacitor and the resistors that set the voltage at the DB pin.

$$
\begin{aligned}
& t_{\text {soft }}=-C_{1} \times R \times \ln \left(1-\frac{V_{X}}{V_{D B}}\right) \\
& R=\frac{R_{1} \times R_{2}}{R_{1}+R_{2}} \\
& V_{D B}=V \operatorname{ref} \times \frac{R_{2}}{R_{1}+R_{2}}
\end{aligned}
$$

Note: $\quad V_{x}$ is the voltage at the DB pin after time $\mathrm{t}\left(\mathrm{V}_{\mathrm{x}}<\mathrm{V}_{\mathrm{DB}}\right)$.


Figure 3.2 Soft-Start Setting

### 3.3 Quick Shutdown

The quick shutdown function resets the voltages at all pins when the IC is turned off, to assure that PWM pulse output stops quickly. Since the UVL pull-down resistor in the IC remains on even when the IC is turned off, the sawtooth wave output, error amplifier output, and DB pin are all reset to low voltage.

This feature helps in particular to discharge capacitor $\mathrm{C}_{1}$ in figure 3.2, which has a comparatively large capacitance. In intermittent mode (explained on a separate page), this feature enables the IC to soft-start in each on-off cycle.

## 4. PWM Output Circuit and Power MOSFET Driving Method

These ICs have built-in totem-pole push-pull drive circuits that can drive a power MOS FET as shown in figure 4.1. The power MOS FET can be driven directly through a gate protection resistor.

If $\mathrm{V}_{\text {IN }}$ exceeds the gate breakdown voltage of the power MOS FET additional protective measures should be taken, e.g. by adding Zener diodes as shown in figure 4.2.

To drive a bipolar power transistor, the base should be protected by voltage and current dividing resistors as shown in figure 4.3.


Figure 4.1 Connection of Output Stage to Power MOS FET


Figure 4.2 Gate Protection by Zener Diodes


Figure 4.3 Driving a Bipolar Power Transistor

## 5. Voltage Reference $($ Vref $=2.5 \mathrm{~V})$

### 5.1 Voltage Reference

A bandgap reference built into the IC (see figure 5.1 ) outputs $2.5 \mathrm{~V} \pm 50 \mathrm{mV}$. The sawtooth oscillator, PWM comparator, latch, and other internal circuits are powered by this 2.5 V and an internally-generated voltage of approximately 3.2 V .

The voltage reference section shut downs when the IC is turned off at the ON/OFF pin as described later, saving current when the IC is not used and when it operates in intermittent mode during overcurrent.


Figure 5.1 Vref Reference Circuit

### 5.2 Trimming the Reference Voltage (Vref and ADJ pins)

Figure 5.2 shows a simplified circuit equivalent to figure 5.1. The ADJ pin in this circuit is provided for trimming the reference voltage (Vref). The output at the ADJ pin is a voltage $\mathrm{V}_{\mathrm{ADJ}}$ of 1.25 V (Typ) generated by the bandgap circuit. Vref is determined by $V_{A D J}$ and the ratio of internal resistors $R_{1}$ and $R_{2}$ as follows:

$$
\text { Vref }=\mathrm{V}_{\mathrm{ADJ}} \times \frac{\mathrm{R}_{1}+\mathrm{R}_{2}}{\mathrm{R}_{2}}
$$

The design values of $R_{1}$ and $R_{2}$ are $25 \mathrm{k} \Omega$ with a tolerance of $\pm 25 \%$.
If trimming is not performed, the ADJ pin open can be left open.


Figure 5.2 Simplified Diagram of Voltage Reference Circuit

The relation between Vref and the ADJ pin enables Vref to be trimmed by inserting one external resistor $\left(\mathrm{R}_{3}\right)$ between the Vref and ADJ pins and another $\left(\mathrm{R}_{4}\right)$ between the ADJ pin and ground, to change the resistance ratio. Vref is then determined by the combined resistance ratio of the internal $R_{1}$ and $R_{2}$ and external $R_{3}$ and $R_{4}$.

$$
\text { Vref }=\mathrm{V}_{\mathrm{ADJ}} \times \frac{\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}}{\mathrm{R}_{\mathrm{B}}}
$$

Where, $R_{A}$ : parallel resistance of $R_{1}$ and $R_{3}$
$R_{B}$ : parallel resistance of $R_{2}$ and $R_{4}$
Although Vref can be trimmed by $\mathrm{R}_{3}$ or $\mathrm{R}_{4}$ alone, to decrease the temperature dependence of Vref it is better to use two resistors having identical temperature coefficients. Vref can be trimmed in the range of $2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}$. Outside this range, the bandgap circuit will not operate and the IC may shut down.


$$
\begin{aligned}
R_{A} & =\frac{R_{1} R_{3}}{R_{1}+R_{3}} \\
R_{B} & =\frac{R_{2} R_{4}}{R_{2}+R_{4}}
\end{aligned}
$$

Figure 5.3 Trimming of Reference Voltage

### 5.3 Vref Undervoltage Lockout and Overvoltage Protection

The undervoltage lockout (UVL) function turns off PWM pulse output when the input voltage $\left(\mathrm{V}_{\mathrm{IN}}\right)$ is low. In these ICs, this is done by monitoring the Vref voltage, which normally stays constant at approximately 2.5 V . The UVL circuit operates with hysteresis: it shuts PWM output off when Vref falls below 1.7 V , and turns PWM output back on when Vref rises above 2.0 V . Undervoltage lockout also provides protection in the event that Vref is shorted to ground.

The overvoltage protection circuit shuts PWM output off when Vref goes above 6.8 V . This provides protection in case the Vref pin is shorted to $\mathrm{V}_{\text {IN }}$ or another high-voltage source.


Figure 5.4 Vref Undervoltage Lockout and Overvoltage Protection

| UVL Voltage | Vref (V typ) | $\mathbf{V}_{\text {IN }}(\mathbf{V}$ typ) | Description |
| :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{H}}$ | 2.0 V | 3.6 V | $\mathrm{~V}_{\text {IN }}$ increasing: UVL releases; PWM output starts |
| $\mathrm{V}_{\mathrm{L}}$ | 1.7 V | 3.3 V | $\mathrm{~V}_{\text {IN }}$ decreasing: undervoltage lockout; PWM output stops |

## 6. Usage of ON/OFF Pin

This pin is used for the following purposes:

- To shut down the IC while its input power remains on (power management)
- To externally alter the UVL release voltage
- With the timer (TM) pin, to operate in intermittent mode during overcurrent (see next section)


### 6.1 Shutdown by ON/OFF Pin Control

The IC can be shut down safely by bringing the voltage at the ON/OFF pin below about 0.7 V (the internal VBE value). This feature can be used in power supply systems to save power. When shut down, the HA16114 draws a maximum current ( $\mathrm{I}_{\text {OFF }}$ ) of $10 \mu \mathrm{~A}$, while the HA16120 draws a maximum $150 \mu \mathrm{~A}$. The ON/OFF pin sinks $290 \mu \mathrm{~A}$ (Typ) at 5 V , so it can be driven by TTL and other logic ICs. If intermittent mode will also be employed, use a logic IC with an open-collector or open-drain output.


Figure 6.1 Shutdown by ON/OFF Pin Control

### 6.2 Adjustment of UVL Voltages (when not using intermittent mode)

These ICs permit external adjustment of the undervoltage lockout voltages. The adjustment is made by changing the undervoltage lockout thresholds $\mathrm{V}_{\mathrm{TH}}$ and $\mathrm{V}_{\mathrm{TL}}$ relative to $\mathrm{V}_{\mathrm{I}}$, using the relationships shown in the accompanying diagrams.

When the IC is powered up, transistor $Q_{3}$ is off, so $V_{O N}$ is $2 V_{\text {BE }}$, or about 1.4 V . Connection of resistors $R_{C}$ and $R_{D}$ in the diagram makes undervoltage lockout release at:

$$
\mathrm{V}_{\mathrm{IN}}=1.4 \mathrm{~V} \times \frac{\mathrm{R}_{\mathrm{C}}+\mathrm{R}_{\mathrm{D}}}{\mathrm{R}_{\mathrm{D}}}
$$

This $\mathrm{V}_{\mathrm{IN}}$ is the supply voltage at which undervoltage lockout is released. At the release point V ref is still below 2.5 V . To obtain $\mathrm{Vref}=2.5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}$ must be at least about 4.3 V .
Since $\mathrm{V}_{\text {ow }}$ OfF operates in relation to the base-emitter voltage of internal transistors, $\mathrm{V}_{\text {ow }}$ has a temperature coefficient of approximately $-4 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. Keep this in mind when designing the power supply unit.
When undervoltage lockout and intermittent mode are both used, the intermittent-mode time constant is shortened, so the constants of external components may have to be altered.


Figure 6.2 Adjustment of UVL Voltages

## 7. Timing of Intermittent Mode during Overcurrent

### 7.1 Principle of Operation

These ICs provide pulse-by-pulse overcurrent protection by sensing the current during each pulse and shutting off the pulse if overcurrent is detected. In addition, the TM and ON/OFF pins can be used to operate the IC in intermittent mode if the overcurrent state continues. A power supply with sharp settling characteristics can be designed in this way.

Intermittent mode operates by making use of the hysteresis of the ON/OFF pin threshold voltages $\mathrm{V}_{\mathrm{ON}}$ and $\mathrm{V}_{\text {OFF }}\left(\mathrm{V}_{\text {ON }}-\mathrm{V}_{\text {OFF }}=\mathrm{V}_{\text {BE }}\right)$. The timing can be programmed as explained below.

When not using intermittent mode, leave the TM pin open, and pull the ON/OFF pin up to $\mathrm{V}_{\text {ON }}$ or higher. The $\mathrm{V}_{\mathrm{BE}}$ is base emitter voltage of internal transistors.


Figure 7.1 Connection Diagram (example)
7.2 Intermittent Mode Timing Diagram ( $\mathrm{V}_{\text {on } \mathrm{OFF}}$ only)


Note: 1. $\mathrm{V}_{\mathrm{BE}}$ is the base-emitter voltage of internal transistors, and is approximately 0.7 V . (See the figure 6.1.)
For details, see the overall waveform timing diagram.

## Figure 7.2 Intermittent Mode Timing Diagram ( $\mathrm{V}_{\text {on/OFF }}$ only)

### 7.3 Calculation of Intermittent Mode Timing

Intermittent mode timing is calculated as follows.
(1) $\mathrm{T}_{\mathrm{ON}}$ (time until the IC shuts off when continuous overcurrent occurs)

$$
\begin{aligned}
\mathrm{T}_{\mathrm{ON}} & =\mathrm{C}_{\mathrm{ON} / \overline{\text { OFF }}} \times \mathrm{R}_{\mathrm{B}} \times \ln \left(\frac{2 \mathrm{~V}_{\mathrm{BE}}}{\mathrm{~V}_{\mathrm{BE}}}\right) \times\left(\frac{1}{1-\text { On duty }^{*}}\right) \\
& =\mathrm{C}_{\mathrm{ON} / \text { OFF }} \times \mathrm{R}_{\mathrm{B}} \times \ln 2 \times\left(\frac{1}{1-\text { Onduty }^{*}}\right) \\
& \approx 0.69 \times \mathrm{C}_{\mathrm{ON} / \overline{\text { OFF }}} \times \mathrm{R}_{\mathrm{B}} \times\left(\frac{1}{1-\text { Onduty }^{*}}\right)
\end{aligned}
$$

(2) $T_{\text {off }}$ (time from when the IC shuts off until it next turns on)

$$
\begin{aligned}
& \mathrm{T}_{\mathrm{OFF}}=\mathrm{C}_{\mathrm{ON} / \overline{\mathrm{OFF}}} \times\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right) \times \ln \left(\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{BE}}}{\mathrm{~V}_{\mathrm{IN}}-2 \mathrm{~V}_{\mathrm{BE}}}\right) \\
& \text { Where } \mathrm{V}_{\mathrm{BE}} \approx 0.7 \mathrm{~V}
\end{aligned}
$$

The greater the overload, the sooner the pulse-by-pulse current limiter operates, the smaller $t_{\text {ON }}$ becomes, and from the first equation (1) above, the smaller $T_{\text {oN }}$ becomes. From the second equation (2), $T_{\text {off }}$ depends on $\mathrm{V}_{\text {IN }}$. Note that with the connections shown in the diagram, when $\mathrm{V}_{\text {IN }}$ is switched on the IC does not turn on until $\mathrm{T}_{\text {off }}$ has elapsed.


Figure 7.3
7.4 Examples of Intermittent Mode Timing (calculated values)

## (1) $T_{O N}$

$\mathrm{T}_{\mathrm{ON}}=\mathrm{T}_{1} \times \mathrm{C}_{\mathrm{ON} / \overline{\mathrm{OFF}}} \times \mathrm{R}_{\mathrm{B}}$
Here, coefficient
$T_{1}=0.69 \times \frac{1}{1-\text { On duty }}$
from section 7.3 (1) previously.

Example: If $\mathrm{C}_{\mathrm{ON} / \overline{\mathrm{OFF}}}=2.2 \mu \mathrm{~F}$, $R_{B}=2.2 \mathrm{k} \Omega$, and the on duty of the current limiter is $75 \%$, then $\mathrm{T}_{\mathrm{ON}}=13 \mathrm{~ms}$.


Figure 7.4 Examples of Intermittent Mode Timing (1)
(2) $\mathrm{T}_{\text {OFF }}$
$\mathrm{T}_{\text {OFF }}=\mathrm{T}_{2} \times \mathrm{C}_{\mathrm{ON} / \overline{\mathrm{OFF}}} \times\left(\mathrm{R}_{\mathrm{A}}+\mathrm{R}_{\mathrm{B}}\right)$
Here, coefficient
$T_{2}=\ln \frac{V_{I N}-V_{B E}}{V_{I N}-2 V_{B E}}$
from section 7.3 (2) previously.
Example: If $\mathrm{C}_{\mathrm{ON} / \text { OFF }}=2.2 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{B}}=2.2 \mathrm{k} \Omega$,


Figure 7.5 Examples of Intermittent Mode Timing (2)


Figure 7.6

## 8. Setting the Overcurrent Detection Threshold

The voltage drop $\mathrm{V}_{\mathrm{TH}}$ at which overcurrent is detected in these ICs is typically 0.2 V . The bias current is typically $200 \mu \mathrm{~A}$. The power MOS FET peak current value before the current limiter goes into operation is given as follows.

$$
\mathrm{I}_{\mathrm{D}}=\frac{\mathrm{V}_{\mathrm{TH}}-\left(\mathrm{R}_{\mathrm{F}}+\mathrm{R}_{\mathrm{CS}}\right) \times \mathrm{I}_{\mathrm{BCL}}}{\mathrm{R}_{\mathrm{CS}}}
$$

Where, $\mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{CL}}=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CL}}$ is a voltage refered on GND.
Note that $\mathrm{R}_{\mathrm{F}}$ and $\mathrm{C}_{\mathrm{F}}$ form a low-pass filter with a cutoff frequency determined by their RC time constant. This filter prevents incorrect operation due to current spikes when the power MOS FET is switched on or off.


Figure 8.1 Example for Step-Down Use
With the values shown in the diagram, the peak current is:

$$
\mathrm{I}_{\mathrm{D}}=\frac{0.2 \mathrm{~V}-(240 \Omega+0.05 \Omega) \times 200 \mu \mathrm{~A}}{0.05 \Omega}=3.04 \mathrm{~A}
$$

The filter cutoff frequency is calculated as follows:

$$
\mathrm{f}_{\mathrm{C}}=\frac{1}{2 \pi \mathrm{C}_{\mathrm{F}} \mathrm{R}_{\mathrm{F}}}=\frac{1}{6.28 \times 1800 \mathrm{pF} \times 240 \Omega}=370 \mathrm{kHz}
$$

## Absolute Maximum Ratings

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}\right)$

| Item | Symbol | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: |
|  |  | HA16114P/FP, HA16120FP | HA16114PJ/FPJ, HA16120FPJ |  |
| Supply voltage | $\mathrm{V}_{\text {IN }}$ | 40 | 40 | V |
| Output current (DC) | $\mathrm{I}_{0}$ | $\pm 0.1$ | $\pm 0.1$ | A |
| Output current (peak) | Io peak | $\pm 1.0$ | $\pm 1.0$ | A |
| Current limiter input voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}$ | V |
| Error amplifier input voltage | $\mathrm{V}_{\text {IEA }}$ | $\mathrm{V}_{\text {IN }}$ | $\mathrm{V}_{\text {IN }}$ | V |
| E/O input voltage | $\mathrm{V}_{\text {IEO }}$ | Vref | Vref | V |
| RT source current | $\mathrm{I}_{\text {RT }}$ | 500 | 500 | $\mu \mathrm{A}$ |
| TM sink current | $\mathrm{I}_{\text {TM }}$ | 3 | 3 | mA |
| SYNC voltage | $\mathrm{V}_{\text {SYNC }}$ | Vref | Vref | V |
| SYNC current | $\mathrm{I}_{\text {SYNC }}$ | $\pm 250$ | $\pm 250$ | $\mu \mathrm{A}$ |
| Power dissipation | $\mathrm{P}_{\mathrm{T}}$ | $680{ }^{* 1, *^{2}}$ | $680 * 1, *^{2}$ | mW |
| Operating temperature | Topr | -40 to +85 | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | TjMax | 125 | 125 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | -55 to +125 | -55 to +125 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. This value is for an SOP package (FP) and is based on actual measurements on a $40 \times 40 \times 1.6$ mm glass epoxy circuit board. With a $10 \%$ wiring density, this value is permissible up to $\mathrm{Ta}=$ $45^{\circ} \mathrm{C}$ and should be derated by $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ at higher temperatures. With a $30 \%$ wiring density, this value is permissible up to $\mathrm{Ta}=64^{\circ} \mathrm{C}$ and should be derated by $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ at higher temperatures.
2. For the DIP package. (P)

This value applies up to $\mathrm{Ta}=45^{\circ} \mathrm{C}$; at temperatures above this, $8.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ derating should be applied.


## Electrical Characteristics

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage reference section | Output voltage | Vref | 2.45 | 2.50 | 2.55 | V | $\mathrm{I}_{\mathrm{o}}=1 \mathrm{~mA}$ |  |
|  | Line regulation | Line | - | 2 | 60 | mV | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 40 \mathrm{~V}$ | 1 |
|  | Load regulation | Load | - | 30 | 60 | mV | $0 \leq \mathrm{I}_{0} \leq 10 \mathrm{~mA}$ |  |
|  | Short-circuit output current | los | 10 | 24 | - | mA | Vref $=0 \mathrm{~V}$ |  |
|  | Vref overvoltage protection threshold | Vrovp | 6.2 | 6.8 | 7.4 | V |  |  |
|  | Temperature stability of output voltage | $\Delta \mathrm{Vref} / \Delta \mathrm{Ta}$ | - | 100 | - | ppm $/{ }^{\circ} \mathrm{C}$ |  |  |
|  | Vref adjustment voltage | $\mathrm{V}_{\text {ADJ }}$ | 1.225 | 1.25 | 1.275 | V |  |  |
| Sawtooth oscillator section | Maximum frequency | fmax | 600 | - | - | kHz |  |  |
|  | Minimum frequency | fmin | - | - | 1 | Hz |  |  |
|  | Frequency stability with input voltage | $\Delta \mathrm{f} / \mathrm{f}_{01}$ | - | $\pm 1$ | $\pm 3$ | \% | $\begin{aligned} & 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{N}} \leq 40 \mathrm{~V} \\ & \left(\mathrm{f}_{\mathrm{ol}}=(\mathrm{fmax}+\mathrm{fmin}) / 2\right) \end{aligned}$ |  |
|  | Frequency stability with temperature | $\Delta \mathrm{f} / \mathrm{f}_{02}$ | - | $\pm 5$ | - | \% | $\begin{aligned} & -20^{\circ} \mathrm{C} \leq \mathrm{Ta} \leq 85^{\circ} \mathrm{C} \\ & \left(\mathrm{f}_{02}=(\mathrm{fmax}+\mathrm{fmin}) / 2\right) \end{aligned}$ |  |
|  | Oscillator frequency | $\mathrm{f}_{\text {osc }}$ | 90 | 100 | 110 | kHz | $\begin{aligned} & \mathrm{R}_{\mathrm{T}}=10 \mathrm{k} \Omega \\ & \mathrm{C}_{\mathrm{T}}=1300 \mathrm{pF} \end{aligned}$ |  |
| Dead-band adjustment section | Low level threshold voltage | $\mathrm{V}_{\text {TL }}$ | 0.9 | 1.0 | 1.1 | V | Output duty cycle: $0 \%$ on |  |
|  | High level threshold voltage | $\mathrm{V}_{\text {TH }}$ | 1.5 | 1.6 | 1.7 | V | Output duty cycle: $100 \% \text { on }$ |  |
|  | Threshold difference | $\Delta \mathrm{V}_{\text {TH }}$ | 0.5 | 0.6 | 0.7 | V | $\Delta \mathrm{V}_{\text {TH }}=\mathrm{V}_{\text {TH }}-\mathrm{V}_{\text {TL }}$ |  |
|  | Output source current | Isource | 170 | 250 | 330 | $\mu \mathrm{A}$ | DB pin: 0 V |  |
| PWM comparator section | Low level threshold voltage | $\mathrm{V}_{\text {tL }}$ | 0.9 | 1.0 | 1.1 | V | Output duty cycle: $0 \%$ on |  |
|  | High level threshold voltage | $\mathrm{V}_{\text {TH }}$ | 1.5 | 1.6 | 1.7 | V | Output duty cycle: $100 \% \text { on }$ |  |
|  | Threshold difference | $\Delta \mathrm{V}_{\text {TH }}$ | 0.5 | 0.6 | 0.7 | V | $\Delta \mathrm{V}_{\text {TH }}=\mathrm{V}_{\text {TH }}-\mathrm{V}_{\text {TL }}$ |  |

Note: 1. Resistors connected to ON/OFF pin:


## Electrical Characteristics (cont.)

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}_{\text {OSC }}=100 \mathrm{kHz}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Error amplifier section | Input offset voltage | $V_{10}$ | - | 2 | 10 | mV |  |  |
|  | Input bias current | $\mathrm{I}_{B}$ | - | 0.5 | 2.0 | $\mu \mathrm{A}$ |  |  |
|  | Output sink current | $\mathrm{I}_{\text {Osink }}$ | 28 | 40 | 52 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{o}}=2.5 \mathrm{~V}$ |  |
|  | Output source current | $\mathrm{I}_{\text {osoure }}$ | 28 | 40 | 52 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{o}}=1.0 \mathrm{~V}$ |  |
|  | Common-mode input voltage range | $\mathrm{V}_{\text {cm }}$ | 1.1 | - | 3.7 | V |  |  |
|  | Voltage gain | $\mathrm{A}_{\mathrm{v}}$ | 40 | 50 | - | dB | $\mathrm{f}=10 \mathrm{kHz}$ |  |
|  | Unity gain bandwidth | BW | - | 4 | - | MHz |  |  |
|  | High level output voltage | $\mathrm{V}_{\text {он }}$ | 3.5 | 4.0 | - | V | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ |  |
|  | Low level output voltage | $\mathrm{V}_{\text {o }}$ | - | 0.2 | 0.5 | V | $\mathrm{I}_{0}=10 \mu \mathrm{~A}$ |  |
| Overcurrent detection section | Threshold voltage | $\mathrm{V}_{\text {TH }}$ | $\mathrm{V}_{\text {IN }}-0.22$ | $\mathrm{V}_{\text {NN }}-0.2$ | $\mathrm{V}_{\text {IN }}-0.18$ | V |  |  |
|  | CL(-) bias current | $\mathrm{I}_{\text {BCL }(-)}$ | 140 | 200 | 260 | $\mu \mathrm{A}$ | $\mathrm{CL}(-)=\mathrm{V}_{\text {IN }}$ |  |
|  | Turn-off time | $\mathrm{t}_{\text {off }}$ | - | 200 | 300 | ns |  | 1 |
|  |  |  | - | 500 | 600 | ns |  | 2 |
| UVL section | Vref high level threshold voltage | $\mathrm{V}_{\text {TH }}$ | 1.7 | 2.0 | 2.3 | V |  |  |
|  | Vref low level threshold voltage | $\mathrm{V}_{\text {т }}$ | 1.4 | 1.7 | 2.0 | V |  |  |
|  | Threshold difference | $\Delta_{\text {VTH }}$ | 0.1 | 0.3 | 0.5 | V | $\Delta \mathrm{V}_{\mathrm{TH}}=\mathrm{V}_{\mathrm{TH}}-\mathrm{V}_{\mathrm{TL}}$ |  |
|  | VIN high level threshold voltage | $\mathrm{V}_{\text {INH }}$ | 3.3 | 3.6 | 3.9 | V |  |  |
|  | VIN low level threshold voltage | $\mathrm{V}_{\text {INL }}$ | 3.0 | 3.3 | 3.6 | V |  |  |

Notes: 1. HA16114 only.
2. HA16120 only.

## Electrical Characteristics (cont.)

$\left(\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{f}_{\text {OSC }}=100 \mathrm{kHz}\right)$

| Item |  | Symbol | Min | Typ | Max | Unit | Test Conditions | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output stage | Output low voltage | $\mathrm{V}_{\text {ot }}$ | - | 0.9 | 1.5 | V | $\mathrm{I}_{\text {osink }}=10 \mathrm{~mA}$ |  |
|  | Output high voltage | $\mathrm{V}_{\text {OH1 }}$ | $\mathrm{V}_{\text {IN }}-2.2$ | $\mathrm{V}_{\text {IN }}-1.6$ | - | V | $\mathrm{l}_{\text {Osuruee }}=10 \mathrm{~mA}$ |  |
|  | High voltage when off | $\mathrm{V}_{\text {он2 }}$ | $\mathrm{V}_{\text {IN }}-2.2$ | $\mathrm{V}_{\text {IN }}-1.6$ | - | V | $\mathrm{I}_{\text {osource }}=1 \mathrm{~mA}$ <br> ON/OFF pin: 0 V | 1 |
|  | Low voltage when off | $\mathrm{V}_{\text {OL2 }}$ | - | 0.9 | 1.5 | V | $\begin{aligned} & \mathrm{I}_{\text {osink}}=1 \mathrm{~mA} \\ & \text { ON/OFF pin: } 0 \mathrm{~V} \end{aligned}$ | 2 |
|  | Rise time | $\mathrm{t}_{\mathrm{r}}$ | - | 50 | 200 | ns | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  |
|  | Fall time | $\mathrm{t}_{\mathrm{t}}$ | - | 50 | 200 | ns | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  |
| External sync section | SYNC source current | $\mathrm{I}_{\text {SYNC }}$ | 120 | 180 | 240 | $\mu \mathrm{A}$ | SYNC pin: 0 V |  |
|  | Sync input frequency range | $\mathrm{f}_{\text {SYNC }}$ | $\mathrm{f}_{\text {osc }}$ | - | $\mathrm{f}_{\text {osc }} \times 2$ | kHz |  |  |
|  | External sync initiation voltage | $V_{\text {SYNC }}$ | Vref-1.0 | - | Vref-0.5 | V |  |  |
|  | Minimum pulse width of sync input | PWmin | 300 | - | - | ns |  |  |
|  | Input sync pulse duty cycle | PW | 5 | - | 50 | \% |  | 3 |
| On/off section | ON/OFF sink current 1 | $\mathrm{I}_{\text {ON } / \text { OFF }}^{1}$ | 60 | 90 | 120 | $\mu \mathrm{A}$ | ON/OFF pin: 3 V |  |
|  | ON/OFF sink current 2 | $\mathrm{I}_{\text {ON } \text { OFF }_{2}}$ | 220 | 290 | 380 | $\mu \mathrm{A}$ | ON/OFF pin: 5 V |  |
|  | IC on threshold | $\mathrm{V}_{\text {on }}$ | 1.1 | 1.4 | 1.7 | V |  |  |
|  | IC off threshold | $\mathrm{V}_{\text {off }}$ | 0.4 | 0.7 | 1.0 | V |  |  |
|  | ON/OFF threshold difference | $\Delta \mathrm{V}_{\text {onoff }}$ | 0.5 | 0.7 | 0.9 | V |  |  |
| Total device | Operating current | $\mathrm{I}_{\text {IN }}$ | 6.0 | 8.5 | 11.0 | mA | $\mathrm{C}_{\mathrm{L}}=1000 \mathrm{pF}$ |  |
|  | Quiescent current | $\mathrm{I}_{\text {off }}$ | 0 | - | 10 | $\mu \mathrm{A}$ | ON/OFF pin: 0 V | 1 |
|  |  |  | - | 120 | 150 | $\mu \mathrm{A}$ | ON/OFF pin: 0 V | 2 |

Notes: 1. HA16114 only.
2. HA16120 only.
3. $\mathrm{PW}=\mathrm{t}_{1} / \mathrm{t}_{2} \times 100$

External sync pulse


## Characteristic Curves










## Application Examples (1)



## Application Examples (2)

- External Synchronization with Primary-Control AC/DC Converter
(1) Combination with a flyback AC/DC converter (simplified schematic)


This is one example of a circuit that uses the features of the HA16114/120 by operating in synchronization with a flyback AC/DC converter. Note the following design points concerning the circuit from the secondary side of the transformer to the SYNC pin of the HA16114/120.

- Diode D prevents reverse current. Always insert a diode here. Use a general-purpose switching diode.
- Resistors $R_{1}$ and $R_{2}$ form a voltage divider to ensure that the input voltage swing at the $\overline{\text { SYNC }}$ pin does not exceed Vref ( 2.5 V ). To maintain operating speed, $\mathrm{R}_{1}+\mathrm{R}_{2}$ should not exceed $10 \mathrm{k} \Omega$.


## Application Examples (3)

- External Synchronization with Primary-Control AC/DC Converter (cont.)
(2) Combination with a forward AC/DC converter (simplified schematic)


This circuit illustrates the combination of the HA16114/120 with a forward AC/DC converter. The HA16114/120 synchronizes with the falling edge of the external sync signal, so with a forward transformer, the sync pulses must be inverted. In the diagram, this is done by an external circuit consisting of the following components:

- Q: Transistor for inverting the pulses. Use a small-signal transistor.
- $R_{1}$ and $R_{2}$ : These resistors form a voltage divider for driving the base of transistor $Q$. $R_{2}$ also provides a path for base discharge, so that the transistor can turn off quickly.
- $R_{3}$ : Load resistor for transistor Q .
- ZD: Zener diode for protecting the SYNC pin.


## Overall Waveform Timing Diagram (for Application Example (1))



## Application Examples (4) (Some Pointers on Use)

1. Inductor, Power MOS FET, and Diode Connections

2. Turning Output On and Off while the IC is On

To turn only one channel off, ground the DB pin or the E/O pin. In the case of E/O, however, there will be no soft start when the output is turned back on.


## Package Dimensions




RenesasTechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, onte-machi, Chiyoda-ku, Tokyo 100-00004, Japan
Keep safety first in your circuit designs! maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

## Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,
diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
inaccuracies or typographical errors
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor ome page (http://www.renesas.com)
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assume no responsibility for any damage, liability or other loss resulting from the information contained herein
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
and/or the country of destination is prohibited
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

## Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

## Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585900

## Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 38070 0, Fax: <49> (89) 9293011
Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: < $852>2265-6688$, Fax: <852> 2375-6836
Renesas Technology Taiwan Co., Ltd.
FL 10, \#99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999
Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No. 205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

## Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, \#06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

